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Coherent Receiver Design for Wireless Space Channels with Fading
by Konstantinos KOUSIAS
Space communications are of great importance for mankind as they are 
extensively used for exploring new dimensions of the solar system and be­
yond. Due to free space and long distances, interplanetary RF commu­
nications seem to face several problems like signal dispersion and phase 
alterations. Synchronization aspects on the physical layer need to be stud­
ied and resolved in order to establish and maintain stable links in solar 
conjuction geometries. In this thesis, we study and design by scratch a 
Phase Locked Loop (PLL), a control system that is used for the synchro­
nization of both phase and frequency in modern transciever systems. In 
addition, we introduce an enhanced version of Data Transition Tracking 
Loop (DTTL) bit-synchronizer. We present numerical results and figures re­
garding the performance of the designed blocks under well-known channel 
models (AWGN, Rayleigh and Rician fading) while we apply them under 
the Space Model, a rician-based channel introduced and implemented by 
the University of Leicester. Last, we evaluate in terms of BER the complete 
system model using several configurations of the baseband simulator.
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1Chapter 1
Introduction and System Model
1.1 Overview
Interplanetary space in the solar system is filled with plasma ejected from 
the Sun which is highly electronically charged, and poses a threat to RF 
communications. A signal traveling through this environment suffers from 
several alterations like absorption, dispersion, spectral broadening, ampli­
tude and phase scintillation [MH02]. We will focus on the latter one which 
is cause for concern about the phase locking of the signal, because it dis­
rupts the signal phasor, raising the Bit Error Rate (BER) and Frame Erasure 
Rate (FER) values up to levels where the ground receiver cannot track the 
carrier anymore. Synchronization issues of the simulator will be studied 
as the main goal of this thesis will be the development of an architecture 
that can provide stable links for Spacecrafts operating in solar conjunction 
geometries.
The complete baseband simulator model is illustrated in Fig. 1.1. All blocks 
illustrated have been implemented in MATLAB 2015a/b. We will empha­
size on the PLL/DTTL blocks since our goal is to establish a reliable link 
under low-SEP (Sun-Earth-Probe) angle, usually called Superior solar con­
junction, where the phase of the signal is fully disrupted by the harsh plasma 
environment.
The simulator is based on the Monte Carlo method where each run cor­
responds to the transmission of a single block/frame of bits and different 
channel realizations that are provided by the channel model. The simula­
tion of multiple frames ensures the averaging for generating the necessary 
statistics like BER and FER.
Signal flow
Q
‘ 7
1
Q
7
Q Q
7 7
1 1
Q
7
Q
1 1
encdod
1
1
edData[t] Complex
1
Over-sampled
1 1
1 1
Channel Compensated
1
Complex
Complex symbol:
1
Decoded bits: Channel decoded
symbol: s[t] symbol: sFilt[t] output output yP[t] filter output ipHat[t] bits:
samples after PLL 
y[t]
samples
yFilt[t]
ySamp[t] receivedBits[t]
FIGURE 1.1: System Model.
Regarding the actual code, the baseband simulator code is a single MAT- 
LAB function named helios_baseband_tx_rx.m that simulates a different
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configuration of the system based on conditional statements.
The rest of this work is organized as follows: In Chapter II we discuss the 
arhitecture of a PLL specifically designed for outerspace missions while we 
provide validation results under different channel models. In Chapter III 
we introduce and design the DTTL bit-synchronizer used by ESA in inter­
planetary communications, where in Chapter IV we evaluate the proposed 
architecture using several configurations of the baseband simulator. We 
conclude our work in Chapter V.
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Phase Locked Loop (PLL)
PLLs are used in digital communication systems to synchronize the local 
oscillators in the receiver to the oscillators used by the transmitter which 
we typically call Carrier Phase Synchronization or to synchronize the data 
clock in the receiver to the data clock used at the data source known as Sym­
bol Timing Synchronization [Abr02] [Nas06]. In either case, the PLL can be 
thought of as a device that tracks the phase and frequency of a sinusoid. A 
simple PLL diagram that is designed to track the phase of an input sinusoid 
is illustrated in Figure 2.1. The PLL consists of three basic components:
• Phase detector: A device with non-linear behavior whose output con­
tains the difference between the phase of the reference and the input 
signal.
• Loop filter: A Low Pass Filter (LPF) that removes the doubled fre­
quency, just leaving the slowly varying voltage v(t) that is propor­
tional to the phase difference.
• Voltage Controlled Oscillator (VCO): A device that is responsible for 
the carrier tracking as it produces an oscillation which tries to syn­
chronize the phase of the two signals.
FIGURE 2.1: A basic block diagram of the PLL.
The basic idea of a PLL is that it tries to eliminate the phase and frequency 
differences between the input and the internal sinusoid. We denote a loop 
as LOCKED when the phase of the VCO signal equals the phase of the input
Institutional Repository - Library & Information Centre - University of Thessaly
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4 Chapter 2. Phase Locked Loop (PLL)
signal. Phase lock does not imply zero phase error, as errors due to noise 
factors can still exist.
2.1 PLL Model
The closed-loop transfer function of a second order PLL used by ESA [Lan13] 
is:
H  (s)
2ξωηβ + ωη
s2 +  2 ξωηβ +  ωη (2.1)
In the above, ξ is the dimensionless damping factor and ωη the -undamped- 
natural frequency of the loop (rad/sec) (also noted as natural frequency). 
Values of ξ usually lie between 0.5 and 2 with 0.707 often being the preferred 
value. We call the system as underdamped if ξ < 1, overdamped if ξ > 1 
and critically damped if ξ =  1. Second order loops are usually used because 
of their simplicity and efficiency. According to ESA [Lan13] [Vas+07], cur­
rent hardware of the Spacecrafts supports the unit as a default value of ξ, so 
it will be used as reference for the rest of this document. On the other hand, 
values of ωη can take a wide range from 10-5 to 108 (rad/sec) according to 
the requirements and the environment that the PLL is being used. For this 
PLL, the closed-loop phase error transfer function is:
1 -  H(s) (2.2)
Recall θ is the phase of the input signal, and φ is the PLL estimate of that 
phase. We want to know the variance of the phase estimation error θε =  
θ — φ, that is the quantity:
σ 2θε =  E  [|θ — φ|2] (2.3)
The general formula for the variance of the phase error is (equation 3.15 
in [Gar79])
σ θ  =  Sw ( f  )|H (jw)| 2df rad 2, (2.4)
0
where Sw ( f ) is the PSD of the phase noise and ω =  2n f .
Now let B l denote the single-side bandwidth of the loop that is described 
as:
B l  =  | H 0'ω)| 2df H z  (2.5)
0
For a second-order loop of the form given in (2.1) we have that the previous 
is [Gar79]:
B l =  ωη + ξ) <2 ·6)
Combining equations (2.4), (2.6) we get the next simple formula for the vari­
ance:
σθΙ
2NoB l  WiB l
V 2 Ps
rad2 (2.7)
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0 0.5 1 1.5
ξ
FIGURE 2.2: Loop Bandwidth for a second order PLL.
Figure 2.2 shows the single-side bandwidth for a second order PLL versus
ξ.
2.2 PLL Validation
A PLL has two main behavior modes: Tracking and Acquisition mode. 
When PLL is on tracking mode it has achieved lock and tries to keep it­
self aligned with the incoming signal in terms of phase or frequency. On 
acquisition mode the PLL is out of lock or just starts to lock up to the input 
signal. Tracking mode has a linear behavior while acquisition mode is non 
linear and difficult to analyze. Tracking mode is analyzed by focusing on 
the phase error Qe =  θ — φ which is the result of the subtraction of the PLL's 
output from the phase of the input signal. The phase error is given by:
Oe(s) sθ(s)
s +  K 0K dF  (s) (2.8)
where K 0 is the VCO gain factor, K d is the phase-detector gain factor and 
F(s) is the filter's transfer function. Using the transfer function of a second 
order PLL (2.1) phase error is given also by:
Oe(s)
s 2θ(s)
s2 +  2 £wras +  ω2 (2.9)
For the remainder of this document we use as a reference the proportional- 
plus-integrator filter with
k
F  (s) =  ki +  k  (2.10)
where k 1 is a simple gain and contributes to the filter output while the sec­
ond term is an ideal integrator with infinite memory and a gain k2. This
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6 Chapter 2. Phase Locked Loop (PLL)
filter produces a second order PLL with damp factor:
ki kokp
2 k2
and natural frequency:
ωη — \/k0kpk 2
(2.11)
(2.12)
Again, we stress that in all the figures θ is the phase of the input signal to 
the PLL and φ is the estimate of the PLL.
2.2.1 Transfer Function
In Fig. 2.3 we show the transfer functions of the PLL as reproduced in the 
simulator and are a precise match to [Gar79]. They correspond to different
ξ.
mΌ
10
0
-10
-20
-30
-40
-50
10
---------  ξ = 0.3
---------  ξ = 0.5
----------ξ = 0.707
----------ξ = 2
----------ξ = 5
10°
Frequency, ω /ω
10
Frequency, ω /ω
10
0
;-10
-20
-30
-40
-50
ξ = 0.3
ξ = 0.5
ξ = 0.707
ξ = 1
ξ = 2
---------ξ = 5
10- 100
Frequency, ω/K
10
Frequency, ω /K
2
FIGURE 2.3: PLL transfer function plots reproduced to 
match the theory in [Gar79]. Each plot contains six lines 
for different damp factors [0.3 0.5 0.707 1 2 5].
2.2.2 Gain Peaking
Figure 2.4 show the gain peaking in | H(jw)| versus a range of ξ . It can 
mathematically be expressed as:
gainpeaking 10 log
8ξ4
8ξ4__________
4ξ2 -  1 +  \/8ξ2 +  1
(2.13)
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FIGURE 2.4: Gain peaking for a second order PLL.
2.2.3 Phase estimation error with a step in phase
We examine the case where a sudden phase shift appears at the input of the 
PLL. We can write the input signal as x(t) =  co s[2/ t +  θ] and the reference 
signal as y(t) =  co s[2/ t +  φ] respectively. After the multiplication/mixing 
of the two signals at the phase detector (see Fig. 2.1), the PLL produces:
z(t) =  1  c o s [ 4 /  +  θ +  Φ] +  2 cos[$ -  φ] (2.14)
which leads to z(t) =  2 cos^ — φ] after the removal of the double fre­
quency from the LPF. Therefore, this change in the input phase is given 
by θφ) =  Αθηφ) (illustrated in Fig. 2.5). Note that the slope of the line 
is the frequency of the input signal and it remains unchanged with time. 
Also, the Laplace transform is denoted by θ(β) =  .
Applying this in (2.8), we find the Steady State Error (SSE) using the limit 
per value Final Theorem as:
lim θε^)t^ <X> lim βθε(β)s^Q
, βΔθlim
s^o β +  K o K d F (β) 0 (2.15)
given that F (0) > 0.
Equation (2.15) means that no matter how big the phase jump is, the PLL 
will be finally able track it and return to a stable state. The time that it 
will take PLL to lock to the correct phase depends on the loop parameters 
(damp factor, natural frequency, etc).
In Fig. 2.6 we show the simulation results for the case where a phase dis­
turbance occurs at the input of the PLL and therefore the phase makes a 
slight jump. Fig. 2.7 shows the phase error noise that is compared with the 
theoritical model (Table A.1 in Appendix A). In the following simulations 
ωη equals to 2.
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A6 u{t)
FIGURE 2.5: Phase jump.
2.2.4 Phase estimation error with a step in frequency
In this case, we assume that there is an abrupt frequency shift at the input of 
the PLL. The input signal is given by x(t) =  cos|27r/i / +  9] and the internal 
sinusoid of the PLL by y(t) =  cos[27r/2f +  9], Similarly we get:
z(t) =  ^ cos[27r/2i +  27r/it +  26»] +  ^ cos[27r(/2 -  fi)t]  (2.16)
and consequently z(t) =  ^cos[27r(/2 — J'\ )/|. We notice that the phase change 
now seen by the PLL is 9(t) =  A utu(t) (Fig. 2.8) while Laplace transform is 
9(h) =  Steady state error in this case is given by:
lim 9e (t)
t—ϊ  OO
lim s9e (s )s^O lim
Δω
o s +  R 0RdF(s)
Δω
K 0K dF (  0)
(2.17)
The proportional-plus-integrator loop filter which is used as a reference, as 
mentioned above, has an infinite DC gain and therefore drives the steady- 
state phase error to zero in the presence of a frequency offset. Note that 
first-order filters or other second-order filters do not fulfil this condition 
and therefore the steady state error is not zero but a constant value. Simu­
lation results are shown in Fig 2.9 and 2.10 respectively. Also Table A .l in 
Appendix A shows the mathematical expression for the theoritical model.
2.2.5 Phase estimation error with a frequency ramp
Last, we consider that frequency is changing linearly with time. So, x(t) =  
cos[27r^ t 2 +  Θ] and y(t) =  cos\2n^-t2 +  θ\. At the phase detector we have:
z(t) =  ^ cos[27r~~t2 +  2ττ^-t2 +  2Θ] +  ^ cos[27r 2^ l^ t2] (2.18)
Z  Z  Z  z  z
and after the addition of the loop filter we get z(t) =  | cos[27r^Ay^-f2]. The 
change now at the PLL is given by 9(t) =  ^Α χΙ2η(Ι) (Fig. 2.11) and 9(s) =  
The steady state error is:
lim 9 J t )  =  lim s 9 J s )  =  lim —------ ..
i—S-oo s—S-0 s—s-0 s[s  +  /i0/ i^ C (s)]
(2.19)
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FIGURE 2.6: Phase jump. Each plot contains six lines for 
different damp factors [0.3 0.5 0.707 1 2 5].
where F (s) =  and Y (0) =  0 or using (2.9):
lim 0e (t)t^ <X> lim s0e (s)s^0
. Δωlim
s^o s2 +  2ξωηs +  ωη
Δω
ωη
(2.20)
Again, recall that we assume a proportional-plus-integrator loop filter with 
an infinite DC gain. Similar results are depicted in Fig. 2.12 and 2.13. See 
also Table A.3 in Appendix A.
2.3 Phase error variance for different channel models
Simulation results for the phase error variance can be seen in Fig. 2.14. 
Plots are provided for the following channel models: AWGN, Rayleigh and 
Rician fading. Simulation can be reproduced using the following configu­
ration of the simulator:
BLOCKLENGTH = 10Λ4; % In bits 
OVERSAMPLING =6; % In bits
DAMP_FACTOR = 1;
NATURAL_FREQUENCY =2; % In Hz
2.4 PLL validation for different channel models
In this section, we demonstrate the performance of the designed PLL un­
der real channel conditions. The snipet of the code that implements the 
functionality of the PLL is provided below:
for k = 1:length(t)
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«  0.05 s
·:
........£ = 0.3
........£ = 0.5
£ = 0.707
....e=ie = 2 e = s
2 4 6 8 10
Time (seconds)
FIGURE 2.7: A step in phase occurs at the 3-second time 
instant. The results reproduce the results in Fig. 4.1 of
[Gar79].
Au)tu(t)
FIGURE 2.8: Frequency step.
phoff(k) = atan(imag(y(k))/real(y(k))); % PLL input 
end
theta_analog = lsim(H,phoff,t); % VCO output 
theta = theta_analog';
phi_error_reg = phoff - theta; % phase error
In order to determine the effect of phase error variance in every channel 
model, we provide validation results for two different SNR values (25 and 
35 dB). Plots are posed for six different values of ξ.
2.4.1 AWGN
AWGN is commonly used to simulate background noise of the channel un­
der study. In the following simulations we will use it as a reference channel 
and we will compare its behavior with other channel models where a shift
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FIGURE 2.9: Frequency step. Each plot contains six lines for 
different damp factors [0.3 0.5 0.707 1 2 5].
in the phase of the input sinusoid appears. Concurrently, all plotting be­
low (Fig. 2.15, Fig. 2.16) demonstrates only the effect of the phase error 
variance.
2.4.2 Rayleigh fading
Rayleigh fading propagation model is often used in environments where 
there is a large number of obstacles and thereafter several reflections occur 
before the signal arrives at the receiver. That way, all the signal paths have 
an impact on the overall signal at the destination. In the plots below, we 
show the effect of ξ in every subplot as PLL tries to lock to the phase of the 
input signal. We notice that loops with ξ < 1 have excessive overshoot but 
are way slower than loops with ξ > 1. Similar to the AWGN case, different 
phase error variance between the 25 (Fig. 2.17) and 35 dB (Fig. 2.18) occurs.
2.4.3 Rician fading
Rician fading channel is a stochastic model used typically for space link 
communications where signal arrives at the receiver by several different 
paths including the Line of Sight (LoS) path. Note that, Rayleigh fading 
model does not contain the LoS signal and is considered a special case of 
the generalised Rician model. Again there is a shift in the input phase of the 
channel that changes more abruptly. The size of this variation is expressed 
using the coherence (C O H E R E N C E  =  1) metric. Also, K r =  10 is the 
Rician K-factor. Simulation results are depicted in figures 2.19 and 2.20.
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FIGURE 2.10: A step in frequency occurs at the 3-second 
time instant. The results reproduce the results in Fig. 4.2 
of [Gar79].
\ ^ S > t 2 u(t)
FIGURE 2.11: Frequency ramp.
2.4.4 Space  model
Last, we reveal the PLL performance under the SPACE model, a rician-based 
channel in solar conjunction environment. The current baseband simulator 
allows configuration only for the following damping factors: ξ =  0.707 (Fig. 
2.21, 2.22) and ξ =  1 (Fig. 2.23, 2.24). We can notice a similar behavior to 
the previous case.
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FIGURE 2.12: Frequency ramp. Each plot contains six lines 
for different damp factors [0.3 0.5 0.707 1 2 5].
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FIGURE 2.13: A frequency ramp starts at the 3-second 
time instant. The results reproduce the results in Fig. 4.3 
of [Gar79].
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FIGURE 2.14: Phase error variance versus the carrier signal 
to noise ratio.
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F IGURE 2.15: AWGN PLL plots for SNR = 25dB. Each plot
contains six lines for different damp factors [0.3 0.5 0.707 1
2 5].
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Fig u re  2.16: AWGN PLL plots for SNR = 35dB. Each plot 
contains six lines for different damp factors [0.3 0.5 0.707 1
2 5].
o
2 PLL Phase Plots ξ :2  ^PLL Phase Plots ξ :5
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1 1
FIGURE 2.17: Rayleigh fading PLL plots for SNR = 25dB.
Each plot contains six lines for different damp factors [0.3
0.5 0.7071 2 5].
Institutional Repository - Library & Information Centre - University of Thessaly
09/12/2017 12:59:49 EET - 137.108.70.7
ra
d 
ra
d 
ra
d 
ra
d
16 Chapter 2. Phase Locked Loop (PLL)
....... error
V  '
- θ
- Φ
error
S 0
....... error
[ _________________
■:2-------------- ■-----------------  -2
0 5 10 0 5 10 0 5 10
Tim e (seconds) Tim e (seconds) Tim e (seconds)
PLL Phase Plots ξ :1 PLL Phase Plots ξ :2 PLL Phase Plots ξ :52 -------------  2 , — -------------- 2
θ
- Φ
error
!  γ 0
θ
- Φ
error
- 2 ----------------■----------------  -2
0 5 10 0 5 10 0 5 10
Tim e (seconds) Tim e (seconds) Tim e (seconds)
1
0
-1
1error
-1
FIGURE 2.18: Rayleigh fading PLL plots for SNR = 35dB. 
Each plot contains six lines for different damp factors [0.3 
0.5 0.707 1 2 5].
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F IGURE 2.19: Rician fading PLL plots for SNR = 25dB. Each
plot contains six lines for different damp factors [0.3 0.5
0.7071 2 5].
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FIGURE 2.20: Rician fading PLL plots for SNR = 35dB. Each 
plot contains six lines for different damp factors [0.3 0.5 
0.7071 2 5].
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Chapter 3
Data Transition Tracking Loop 
(DTTL)
3.1 DTTL Design
DTTL is one of the most common bit sychronizers whose behavior and per­
formance is nearly optimum [Pom92]. It provides symbol timing to the 
receiver and has been considerably used in several space missions. For 
this sumilator we have implemented a baseband version of the basic DTTL 
model described next [MH97].
Recall the the signal that is compensated with the presence of the PLL is 
called yP[] and this is used by the symbol synchronization loop in the later 
part of the receiver. The input to the DTTL of the BPSK receiver is:
eDTTL =  £  ( * (y p (2kT)) -  V(yp (2kT + 1))) S ( y p (kT  +  T/2)) (3.1)
k=0
The first part in (3.1) above, namely ^(yP(2kT))~^(yP(2kT +1)) is the transition 
detector which forms the upper branch of the DTTL feedback loop [MH95]. 
The term !R(yP(k T +T/2)) provides the delay input to the DTTL. This delay 
is half the symbol period, i.e., T and in our code is OVERSAMPLING/2 in 
terms of samples .
Now the task of the PLL/DTTL loop is to estimate the correct sampling 
instants. This is accomplished by estimating the offset of the correct sam­
pling instant (that the peak of the MF occurs) relative the current time in­
stant. This quantity r  what the PLL estimates is used in order to perform 
the sampling. Hence, the residual error in the sampling instants is equal to 
Te =  r  — τ  where τ  is the actual delay in time relative to the correct sampling 
instant.
3.2 DTTL Validation
3.2.1 AWGN
To check the operation of the DTTL in an AWGN channel, we first check 
the capability of the DTTL to identify correct symbol transitions in Fig. 3.2. 
The output of the I channel of the matched filter is provided as input to 
the DTTL. We also illustrate a delayed output (with negative delay of 3 
samples) of the MF output, and also the output of the transition detector in 
this case. We notice in Fig. 3.2 that the transition detector can identify the 
signal in red color that arrives earlier.
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FIGURE 3.1: Baseband DTTL implementation.
0.01 0.02 0.03 0.04 0.05 0.06 0.07 0.08 0.09
Time (seconds)
FIGURE 3.2: Output of the I channel of the matched filter is 
provided as input to the DTTL - AWGN.
Now, in Fig. 3.3 we present the input of the loop e-oTihr and the sampling 
offset estimate f  that is the output of the PLL for AWGN channel E^/No of 
35 dB. We notice that the PLL can track that delay estimate sufficiently well. 
The same is tme also for the time period 0.055 - 0.075 where we do not have 
transitions according to the symbol sequence we sent.
Now in Fig. 3.4 we present the samples that were obtained with the DTTL/PLL 
correction and the values of the ideal samples. We notice that there are mi­
nor differences due to small values of re in terms of samples.
For the simulations regarding the AWGN, Rayleigh and Rician channel we 
used a block length of 10 bits with OVERSAMPLING = 30 for better visual 
results. In order to enhance the reliability of the results we transmitted the 
same sequence of bits ( [ 0 1 0 1 0 1 1 1 0 1 ] )  for every channel (except the 
SPACE channel model). Also ξ =  1, ωη =  103 and C H A N N E L B W  =  102.
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FIGURE 3.3: Illustrating the input of the loop eDTTL, and the 
sampling offset estimate f  that is the output of the PLL -
AWGN.
3.2.2 Rayleigh fading
Similar validation results are presented for the Rayleigh channel model 
where the DTTL algorithm is slightly changed due to the phase change of 
the input signal. A normalization mechanism is applied in order to com­
pute the negative/positive delay of the samples.
In Fig. 3.6 we observe the error produced by the DTTL/PLL mechanism 
and the φ of the PLL. Due to high SNR, PLL can track the changes at the 
output of the DTTL efficiently and therefore sampling in Fig. 3.7 is nearly 
ideal.
3.2.3 Rician fading
Evaluation results for the rician channel are also presented in Fig. 3.8, 3.9 
and 3.10.
3.2.4 Space  model
For the SPACE model, we transmit the next sequence of bits: [0 1 0 0 0 1 0 1 
0 1]. Also:
SEP angle =5; % In deg 
Ground 2BL = 30*10Λ3; % In Hz 
Chan Sample Rate = 3000; % In Hz
Simulation results for the 35dB are shown in Fig. 3.11, 3.12 and 3.13. We 
also present results for the 10dB (Fig. 3.15, 3.16 and 3.17) . Moreover, in 
figures 3.14 and 3.18 we plot the scintillation index for the SPACE model 
versus time and SEP.
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FIGURE 3.4: Illustrating the ideal sampling points and the 
samples obtained with DTTL - AWGN.
FIGURE 3.5: Output of the I channel of the matched filter is 
provided as input to the DTTL - Rayleigh.
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FIGURE 3.6: Illustrating the input of the loop eDTTL, and the 
sampling offset estimate f  that is the output of the PLL -
Rayleigh.
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FIGURE 3.7: Illustrating the ideal sampling points and the
samples obtained with DTTL - Rayleigh.
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FIGURE 3.8: Output of the I channel of the matched filter is 
provided as input to the DTTL - Rician.
FIGURE 3.9: Illustrating the input of the loop eDTTL, and the 
sampling offset estimate f  that is the output of the PLL -
Rician.
Institutional Repository - Library & Information Centre - University of Thessaly
09/12/2017 12:59:49 EET - 137.108.70.7
3.2. DTTL Validation 25
<o
C
O
O.
O)C
Ω.
Era
CO
8
6
4
2
0
-2
-4
-6
-8
O 1» 1
— 0 Ideal Sampling 
DTTL Sampling
1
( > <> c> <* <1
1 2 3 4 5 6 7 8 9
Symbols
FIGURE 3.10: Illustrating the ideal sampling points and the 
samples obtained with DTTL - Rician.
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FIGURE 3.11: Output of the I channel of the matched filter 
is provided as input to the DTTL - SPACE channel model -
35dB.
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FIGURE 3.12: Illustrating the input of the loop eDTTL, and 
the sampling offset estimate f  that is the output of the PLL 
- SPACE channel model - 35dB.
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F IGURE 3.13: Illustrating the ideal sampling points and the
samples obtained with eDTTL - SPACE channel model - 35dB.
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FIGURE 3.14: Scintillation index - 35dB.
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FIGURE 3.15: Output of the I channel of the matched filter 
is provided as input to the DTTL - SPACE channel model -
10dB.
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FIGURE 3.16: Illustrating the input of the loop eDTTL, and 
the sampling offset estimate f  that is the output of the PLL 
- SPACE channel model - 10dB.
Symbols
F IGURE 3.17: Illustrating the ideal sampling points and the
samples obtained with eDTTL - SPACE channel model - 10dB.
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FIGURE 3.18: Scintillation index - 10dB.
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Chapter 4
Evaluation
Evaluation results regarding the efficiency of the complete system model in 
terms of BER will take place in two phases. In the first phase, we will pose 
some Monte Carlo simulations with a basic configuration of the baseband 
simulator to show the performance of the synchronization blocks under cer­
tain channel assignment. Next, a separate section will be dedicated for the 
evaluation under the SPACE model using the GUI interface implemented 
within HELIOS. Results and evaluation of this model is the main aspect 
and innovation of this thesis. For all simulations we provide the exact con­
figuration for reproducing the results given the Matlab code. Supported 
coding schemes will not be used in the evaluation section.
4.1 Bit Error Rate - AWGN/Rayleigh/Rician
We start this section by showing the efficiency of the PLL combined with 
the following modulation schemes: BPSK, DBPSK, QPSK, DQPSK. Simula­
tions displayed in Fig. 4.1, 4.2 and 4.3 were performed using the following 
configuration:
LINE_CODING = [0]; 
CHANNEL_CODING = [0];
MODULATION = [ 1 2 5 6 ] ;
% 0:NRZ, 1:Manchester
% 0:No Channel Coding, 1:Reed-Solomon, 
% 2:Convolutional, 3:Turbo, 4:LDPC 
% 1:BPSK, 2:DBPSK, 3:FSK (TBD),
% 4:GMSK (TBD), 5:QPSK, 6:DQPSK
BLOCK_LENGTH = 1*10Λ6; 
DATA_BLOCKS = 1*10Λ0; 
Eb_N0_dB = [0:1:12]; 
OVERSAMPLING = 10;
% Number of bits or per data block 
% Total simulated data blocks 
% SNR Range 
% Oversampling factor
PLL = 1;
DAMP_FACTOR = 1; 
NATURAL_FREQUENCY
%
%
16*10Λ3;%
%
0:PLL is off, 1:PLL is enabled 
Damping factor
-Undamped- natural frequency (rad/sec) 
for PLL
TIMING_SYNC = [0]; % 0:Ideal symbol syncronization, 1:DTTL
CHANNEL_BW = 1*10Λ4; % Channel Bandwidth in Hz
Natural frequency of the PLL was computed using (2.6) and Costas Loop 
was enabled in the receiver. As we can notice, differential schemes appear 
to have slight worse performance (around 2-3 dB).
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Figure 4.1: Bit Error Rate - AWGN -
BPSK/DBPSK/QPSK/DQPSK - PLL.
FIGURE 4.2: Bit Error Rate - Rayleigh fading -
BPSK/DBPSK/QPSK/DQPSK - PLL.
We continue with the evaluation of DTTL. Note that QPSK/DQPSK are not 
compatible with DTTL due to imaginary phase which requires a special 
configuration and modification in the functionality of PLL and will be part 
of the future work. Manchester coding is also incompatible with DTTL and 
we will only provide results of this line coder under ideal symbol timing 
synchronization. Configuration for simulations in Fig. 4.4, 4.5 and 4.6 is the 
following:
LINE_CODING = [0]; Q.0
CHANNEL_CODING = [0]; Q.0
Q_
MODULATION = [
0\] 
T---1
0
Q.0
Q.0
BLOCK_LENGTH = 1*10Λ6; Q.0
DATA_BLOCKS = 1*10Λ0; Q.0
Eb_N0
oIICQd1 1:12]; Q.0
OVERSAMPLING = 50; Q.0
PLL = 1; Q.0
DAMP_FACTOR = 1; Q_0
0:NRZ, 1:Manchester
0:No Channel Coding, 1:Reed-Solomon, 
2:Convolutional, 3:Turbo, 4:LDPC 
1:BPSK, 2:DBPSK, 3:FSK (TBD),
4:GMSK (TBD), 5:QPSK, 6:DQPSK
Number of bits or per data block 
Total simulated data blocks 
SNR Range
Oversampling factor
0:PLL is off, 1:PLL is enabled 
Damping factor
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FIGURE 4.3: Bit Error Rate - Rician fading -
BPSK/DBPSK/QPSK/DQPSK - PLL.
NATURAL_FREQUENCY = 16*10Λ3;% -Undamped- natural frequency (rad/sec)
% for PLL
TIMING_SYNC = [ 0 1 ] ;  % 0:Ideal symbol syncronization, 1:DTTL
CHANNEL_BW = 1*10Λ4; % Channel Bandwidth in Hz
NATURAL_FREQUENCY_DTTL = 1*10Λ3 % -Undamped- natural frequency
% (rad/sec) for the internal Loop of DTTL
FIGURE 4.4: Bit Error Rate - AWGN - BPSK/DBPSK - PLL -
DTTL.
For the Rician channel we lowered the number of bits per block to B L O C K L E N G T H  =  
105 and the following configuration parameters were added:
K_RICIAN = 1000; % Rician channel parameter
COHERENCE =1; % Coherence time parameter
4.2 Bit Error Rate - SPACE model
For the SPACE model we introduce the GUI interface that was implemented 
within HELIOS in order to have a faster and easier tool for the evaluation 
of the baseband simlulator. A figure of the GUI interface is shown in Fig.
4.7.
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FIGURE 4.5: Bit Error Rate - Rayleigh fading -
BPSK/DBPSK - PLL - DTTL.
FIGURE 4.6: Bit Error Rate - Rician fading - BPSK/DBPSK - 
PLL - DTTL.
Figure 4.8 shows the BER for the supported modulation schemes. The MAT- 
LAB code configuration is shown below:
LINE_CODING = [0]; Q.O
CHANNEL_CODING = [0] ; Q_O
Q.
MODULATION = [1 2 5 6];
O
Q.O
Q.O
BLOCK_LENGTH = 1*10Λ5; Q.O
DATA_BLOCKS = 1*10Λ0; Q.O
Eb_N0_dB = [0:1:12]; Q.O
OVERSAMPLING = 10; Q_O
PLL = 1; Q.O
DAMP_FACTOR = 1; Q.O
TIMING_SYNC = [0]; Q.O
CHANNEL_BW = 1*10M; Q.O
Chan Sample Rate = 1*10Λ5; Q.O
0:NRZ, 1:Manchester
0:No Channel Coding, 1:Reed-Solomon, 
2:Convolutional, 3:Turbo, 4:LDPC 
1:BPSK, 2:DBPSK, 3:FSK (TBD),
4:GMSK (TBD),5:QPSK, 6:DQPSK
Number of bits or per data block 
Total simulated data blocks 
SNR Range
Oversampling factor
0:PLL is off, 1:PLL is enabled 
Damping factor
0:Ideal symbol syncronization, 1:DTTL 
Channel Bandwidth in Hz
In Hz
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Ground 2BL = 1*10A4; % In Hz
a><3ir
2
LU
m
- Θ -  BPSK - IdealTiming - NRZ 
-B-  DBPSK - IdealTiming - NRZ 
DQPSK - IdealTiming - NRZ 
- 0 -  QPSK - IdealTiming - NRZ
2 3 4 5 6 7 8 9  
Eu/N„ [dB]
Fig u re  4.8: Bit Error Rate - Space -
BPSK/DBPSK/QPSK/DQPSK - PLL.
In Fig. 4.9 we evaluate the DTTL performance using BPSDK and DBPSK. 
This simulation can be reproduced using the following configuration:
LINE_CODING = [0]; 
CHANNEL_CODING = [0];
MODULATION = [1 2];
% 0:NRZ, 1:Manchester
% 0:No Channel Coding, 1:Reed-Solomon, 
% 2:Convolutional, 3:Turbo, 4:LDPC 
% 1:BPSK, 2:DBPSK, 3:FSK (TBD),
% 4:GMSK (TBD),5:QPSK, 6:DQPSK
BLOCK_LENGTH = 40*10A3; 
DATA_BLOCKS = 1*10A0; 
Eb_N0_dB = [0:1:12]; 
OVERSAMPLING = 50;
% Number of bits or per data block 
% Total simulated data blocks 
% SNR Range 
% Oversampling factor
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PLL = 1;
DAMP_FACTOR = 1;
% 0:PLL is off, 1:PLL is enabled 
% Damping factor
TIMING_SYNC = [ 0 1 ] ;  % 0:Ideal symbol syncronization, 1:DTTL
CHANNEL_BW = 1*10Λ4; % Channel Bandwidth in Hz
NATURAL_FREQUENCY_DTTL = 1*10Λ3 % -Undamped- natural frequency (rad/sec)
% for the internal Loop of DTTL 
Chan Sample Rate = 50*10Λ4; % In Hz
Ground 2BL = 50*10Λ3; % In Hz
FIGURE 4.9: Bit Error Rate - SPACE - BPSK/DBPSK - PLL -
DTTL.
In Fig. 4.10 we make some plots with Manchester Coding. The following 
simulation can be reproduced using the following configuration:
LINE_CODING = [0 1]; 
CHANNEL_CODING = [0];
MODULATION = [1 2];
% 0:NRZ, 1:Manchester
% 0:No Channel Coding, 1:Reed-Solomon, 
% 2:Convolutional, 3:Turbo, 4:LDPC 
% 1:BPSK, 2:DBPSK, 3:FSK (TBD),
% 4:GMSK (TBD),5:QPSK, 6:DQPSK
BLOCK_LENGTH = 1*10Λ5; 
DATA_BLOCKS = 1*10Λ0; 
Eb_N0_dB = [0:1:12]; 
OVERSAMPLING = 10;
% Number of bits or per data block 
% Total simulated data blocks 
% SNR Range 
% Oversampling factor
PLL = 0;
DAMP_FACTOR = 1;
% 0:PLL is off, 1:PLL is enabled 
% Damping factor
TIMING_SYNC = [0]; 
CHANNEL_BW = 1*10M;
% 0:Ideal symbol syncronization, 1:DTTL 
% Channel Bandwidth in Hz
Chan Sample Rate = 1*10Λ5; % In Hz
Ground 2BL = 1*10Λ4; % In Hz
Last, we test the BPSK modulation scheme using three different options of 
the GUI simulator for the Link quality noise scenario : Good, Moderate and 
Poor. Results are depicted in Fig. 4.11.
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Eb/N0 [dB]
FIGURE 4.10: Bit Error Rate - SPACE - BPSK/DBPSK - PLL - 
Manchester.
FIGURE 4.11: Bit Error Rate - SPACE - BPSK - PLL - DTTL - 
Link quality noise scenario.
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Chapter 5
Conclusions and Future Work
Space link communications suffer from amplitude and phase scintillation 
which are difficult to handle especially in low-SEP angles where solar con- 
juctions occur. Within this thesis we focused on synchronization issues of 
the baseband simulator and concentrated on the development of two sys­
tem: PLL and DTTL. We evaluated their performance under real channel 
assignment, modulation and line coding schemes. Also different values of 
SNR were taken into consideration in order to study the effect of the phase 
error variance in every case. We aimed at the design of synchronization 
blocks that can provide low BER in low-SEP angles between the Spacecraft 
and the earth. As future work we plan to enhance our simulator with the 
addition of space diversity schemes. Also configuration of the DTTL bit- 
synchronizer to work with Manchester coding but also QPSK/DQPSK, de­
velopment of FSK and GMSK modulation schemes and study of Concate­
nated and BCH coding schemes are expected to take place until the end of 
HELIOS.
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Appendix A
Transient Phase Error of 
Second-Order Loop
The following tables contain the analytical mathematical expressions for 
the phase error of a second-order PLL [Gar79].
Phase Error of a second order PLL
Damping Factor Phase Step
ξ <  1 
ξ =  1 
ξ >  1
Δθ(οο^/1 ξ 2ωηί J L _  sin^/1 ξ 2ωnt)e  ^ nt1-ξ2
Δθ(1 — Uut)e-Mnt
Δθ(cosh / ξ2 — 1ωηί ---- y|—  sinh / ξ2 — 1 unt)e - ^ nt
TABLE A.1: Phase Step (Δθ rad)
Phase Error of a second order PLL
Damping Factor Frequency Step
ξ <  1 
ξ =  1 
ξ >  1
Δω ( ^ 1 =  sin / 1  — ξ2ω η ^ -ξω^  
Δω (Wnt)e-Wnt
Δω(T T Y  sin / ξ 2 — 1Unt)e- ^ nt
TABLE A.2: Frequency Step (Δω rad/sec)
Phase Error of a second order PLL
Damping Factor Frequency Ramp
ξ <  1 
ξ =  1 
ξ >  1
Δω Δω (co s/ 1  ξ 2ω.οί +  T — 2 sin / 1  ξ 2ω ^ ))β  ξωη
Δω — Δω (1 +  ω ^ ))β —ω^n n
Δω (cosh λ/ ξ2 1ω^ +  Λ- sinh^/ξ2 ^ n t))e  ^ ntωη ωη ξ2 — 1
TABLE A.3: Frequency Ramp (Δω rad/sec2)
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